PCIe Gen5 x16 host link (128 GB/s, unchanged across CDNA3/CDNA4)
Fields
interconnect/amd-pcie-gen5-x16Notes
PCIe Gen5 x16 provides 128 GB/s bidirectional bandwidth between the host CPU and each GPU. This is the host-to-GPU link, not the GPU-to-GPU scale-up network. For inference, PCIe Gen5 x16 is sufficient for model loading and CPU-GPU communication but is NOT used for inter-GPU communication (that uses Infinity Fabric). The 128 GB/s PCIe bandwidth is 1/7 of the 896 GB/s Infinity Fabric aggregate on CDNA3, and 1/8.4 of the 1075.2 GB/s on CDNA4. This is why AMD recommends keeping tensor parallelism within a single 8-GPU node (on Infinity Fabric) rather than across nodes (which would require PCIe or network). The MI355X product page explicitly lists '1 PCIe Gen 5 x16 (128 GB/s)' as the I/O interconnect.
Cross-references
This record references no other records — it is a leaf. It is cited by 6.