Groq LPU AI Inference Technology (architecture details)

Four design principles: software-first, programmable assembly line, deterministic compute/networking, on-chip memory. 80 TB/s SRAM bandwidth vs ~8 TB/s GPU HBM. 14nm process, 4nm roadmap. Compiler statically schedules all data movement. No caches, no dynamic scheduling, no variance.